

## 650V GaN Power Transistor (FET)



### Features

- Easy to use, compatible with standard gate drivers
- Excellent  $Q_G \times R_{DS(on)}$  figure of merit (FOM)
- Low  $Q_{RR}$ , no free-wheeling diode required
- Low switching loss
- RoHS compliant and Halogen-free

Product Summary		
$V_{DSS}$	650	V
$R_{DS(on), typ}$	240	mΩ
$Q_G, typ$	5.3	nC
$Q_{RR, typ}$	31	nC

### Applications

- High efficiency power supplies
- High efficiency USB PD adapters
- Other consumer electronics



### Packaging

Part Number	Package	Packaging	Base QTY
RX65T300MS2A	DFN 5 x 6	Tape and Reel	5000

Maximum ratings, at  $T_C=25^\circ\text{C}$ , unless otherwise specified

Symbol	Parameter		Limit Value	Unit
$I_D$	Continuous drain current @ $T_C=25^\circ\text{C}$		8	A
	Continuous drain current @ $T_C=100^\circ\text{C}$		5	A
$I_{DM}$	Pulsed drain current @ $T_C=25^\circ\text{C}$ (pulse width: 100us)		26	A
	Pulsed drain current @ $T_C=150^\circ\text{C}$ (pulse width: 100us)		19	A
$V_{DSS}$	Drain to source voltage ( $T_J = -55^\circ\text{C}$ to $150^\circ\text{C}$ )		650	V
$V_{TDSS}$	Transient drain to source voltage <sup>a</sup>		800	V
$V_{GSS}$	Gate to source voltage		$\pm 20$	V
$P_D$	Maximum power dissipation @ $T_C=25^\circ\text{C}$		29	W
$T_C$	Operating temperature	Case	-55 to 150	$^\circ\text{C}$
$T_J$		Junction	-55 to 150	$^\circ\text{C}$
$T_S$	Storage temperature		-55 to 150	$^\circ\text{C}$
$T_{CSOLD}$	Soldering peak temperature		260	$^\circ\text{C}$

**Thermal Resistance**

Symbol	Parameter	Typical	Unit
$R_{\theta JC}$	Junction-to-case	4.3	°C/W
$R_{\theta JA}$	Junction-to-ambient <sup>b</sup>	50	°C/W

## Notes:

a. Off-state spike duty cycle &lt; 0.01, spike duration &lt; 2us

b. Device on one layer epoxy PCB for drain connection (vertical and without air stream cooling, with 6cm<sup>2</sup> copper area and 70μm thickness)

Electrical Parameters, at  $T_J=25^\circ\text{C}$ , unless otherwise specified


Symbol	Min	Typ	Max	Unit	Test Conditions
Forward Characteristics					
V <sub>DSS-MAX</sub>	650	-	-	V	V <sub>GS</sub> =0V
BV <sub>DSS</sub>	-	1000	-		V <sub>GS</sub> =0V, I <sub>DSS</sub> =250μA
V <sub>GS(th)</sub>	1.1	1.8	2.5	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =500μA
R <sub>DS(on)</sub> <sup>c</sup>	-	240	300	mΩ	V <sub>GS</sub> =8V, I <sub>D</sub> =4A, T <sub>J</sub> =25℃
	-	500	-		V <sub>GS</sub> =8V, I <sub>D</sub> =4A, T <sub>J</sub> =150℃
I <sub>DSS</sub>	-	8	20	μA	V <sub>DS</sub> =700V, V <sub>GS</sub> =0V, T <sub>J</sub> =25℃
	-	50	-	μA	V <sub>DS</sub> =700V, V <sub>GS</sub> =0V, T <sub>J</sub> =150℃
I <sub>GSS</sub>	-	-	150	nA	V <sub>GS</sub> =20V
	-	-	-150	nA	V <sub>GS</sub> =-20V
C <sub>ISS</sub>	-	310	-	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =400V, f=1MHz
C <sub>OSS</sub>	-	24	-	pF	
C <sub>RSS</sub>	-	0.8	-	pF	
C <sub>O(er)</sub>	-	34	-	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =0 - 400V
C <sub>O(tr)</sub>	-	77	-	pF	
Q <sub>oss</sub>	-	31	-	nC	
Q <sub>G</sub>	-	5.3	-	nC	V <sub>DS</sub> =400V, V <sub>GS</sub> =0 - 8V, I <sub>D</sub> =6A
Q <sub>GS</sub>	-	1.5	-		
Q <sub>GD</sub>	-	2.3	-		
t <sub>D(on)</sub>	-	20	-	ns	V <sub>DS</sub> =400V, V <sub>GS</sub> =0 - 12V, I <sub>D</sub> =3A, R <sub>G</sub> =20Ω
t <sub>R</sub>	-	8	-		
t <sub>D(off)</sub>	-	64	-		
t <sub>F</sub>	-	12	-		
Reverse Characteristics					
V <sub>SD</sub>	-	1.3	-	V	V <sub>GS</sub> =0V, I <sub>S</sub> =2.5A, T <sub>J</sub> =25℃
	-	1.8	-		V <sub>GS</sub> =0V, I <sub>S</sub> =5A, T <sub>J</sub> =25℃
	-	2.6	-		V <sub>GS</sub> =0V, I <sub>S</sub> =5A, T <sub>J</sub> =150℃
t <sub>RR</sub>	-	18	-	ns	I <sub>S</sub> =5A, V <sub>GS</sub> =0V, d <sub>i</sub> /d <sub>t</sub> =1000A/us, V <sub>DD</sub> =400V
Q <sub>RR</sub>	-	31	-	nC	

Notes:

C. Dynamic on-resistance; see Figure 17 and 18 for test circuit and configurations

### Circuit Implementation

(1) Mostly used in half bridge and full bridge topology



**Recommended Half-bridge Circuit**


Recommended gate drive: (0 V, 8 V) with  $R_{G(tot)} = 40 \Omega$ , where  $R_{G(tot)} = R_G + R_{driver}$

Gate Ferrite Bead (FB)	Gate Resistance ( $R_G$ )	RC Snubber ( $R_{CSN}$ )
MPZ1608S471ATA00	33 $\Omega$	69 pF + 15 $\Omega$

Notes:

- d.  $R_{CSN}$  should be placed as close as possible to the drain pin
- e. The layout and wiring of the drive circuit should be as short as possible

(2) Mostly used in flyback, forward and push-pull converters



**Recommended Single Ended Drive Circuit**

Recommended gate drive: (0 V, 12 V) with  $R_{Gon} = 300 - 500 \Omega$ ,  $R_{Goff} = 10 \Omega$

Gate Ferrite Bead (FB)	Gate Source Resistance ( $R_S$ )	Gate Diode (D1)
300 - 600 $\Omega$ @100MHz	10 k $\Omega$	1N4148

Typical Characteristics, at  $T_c=25^\circ\text{C}$ , unless otherwise specified






Figure 5. Typical Capacitance




$V_{GS}=0V, f=1MHz$

Figure 6. Typical Coss Stored Energy




$V_{GS}=0V, f=1MHz$

Figure 7. Typical Qoss




$V_{GS}=0V, f=1MHz$

Figure 8. Forward Characteristic of Rev. Diode




$I_s=f(V_{SD}), \text{Parameter } T_j$

**Figure 9. Typical Gate Charge**




$I_{DS}=6A, V_{DS}=400V$


**Figure 10. Power Dissipation**




**Figure 11. Current Derating**



**Figure 12. Transient Thermal Resistance**







<p><b>Figure 15. Switching Time Test Circuit</b></p>	<p><b>Figure 16. Switching Time Waveform</b></p>
<p><b>Figure 17. Dynamic <math>R_{DS(on)}</math> Test Circuit</b></p>	<p><b>Figure 18. Dynamic <math>R_{DS(on)}</math> Waveform</b></p>
<p><b>Figure 19. Diode Characteristic Test Circuits</b></p>	<p><b>Figure 20. Diode Recovery Waveform</b></p>

## Design Considerations

Fast switching GaN device can reduce power conversion losses, and thus enable high frequency operations. Certain PCB design rules and instructions, however, need to be followed to take full advantages of fast switching GaN devices.


Before evaluating Runxin Micro's GaN devices, please refer to the table below which provides some practical rules that should be followed during the evaluation.

**When Evaluating Runxin Micro's GaN Devices:**

DO	DO NOT
Make sure the traces are as short as possible for both drive and power loops to minimize parasitic inductance	Using Runxin Micro's devices in GDS board layouts
Use the test tool with the shortest inductive loop, and make sure test points should be placed close enough	Use differential mode probe or probe ground clip with long wires
Minimize the lead length of DFN 8*8mm packages when installing them to PCB	Use long traces in drive circuit, or long lead length of the devices


## Package Outline

### DFN 5 x 6mm (MS) Package




## Tape and Reel Information

**Dimensions are shown in millimeters**



**Recommended PCB Layout & Metal mask opening**

Dimensions are shown in millimeters



 Chip electrodes
  PCB layout
  Metal mask opening

**Revision History**

Version	Date	Change(s)
1.0	2022/06/24	Released Formal datasheet
1.1	2023/02/01	Revise $BV_{DS}$ , Figure 12/13/14
1.2	2024/01/15	Revise $Q_G$ , $Q_{RR}$ , $t_{RR}$ , $Q_{oss}$ , $I_{DM}$ , $V_{SD}$ , Figure 1/2/3/8/9

**Disclaimer**

Unless otherwise specified in the datasheet, the product is designed and qualified as a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability, such as automotive, aviation/aerospace and life-support devices or systems.

Any and all semiconductor products have certain probability to fail or malfunction, which may result in personal injury, death or property damage. Customer are solely responsible for providing adequate safe measures when design their systems.