

650V GaN Power Transistor (FET)


Features

- Easy to use, compatible with standard gate drivers
- Excellent Q_G x R_{DS(on)} figure of merit (FOM)
- Low Q_{RR} , no free-wheeling diode required
- · Low switching loss
- RoHS compliant and Halogen-free

		_	
Λ 👝	mli.	i	
Ap	DIIC	.au	บบร

- High efficiency power supplies
- Telecom and datacom
- Automotive
- · Servo motors





Product Summary

650

120

16.5

63

٧

 $\boldsymbol{m}\Omega$

nC

nC

 V_{DSS}

R_{DS(on), typ}

 $Q_{G, typ}$

Q_{RR, typ}

Packaging

Part	Number	Package	Packaging	Base QTY
RX65	T125PS2A	3 Lead TO-220	Tube	50

Maximum ratings, at T_c =25 $^{\circ}$ C, unless otherwise specified

Symbol	Parameter	Limit Value	Unit	
	Continuous drain current @T _C =25℃		20	Α
I _D	Continuous drain current @T _C =100℃		13	Α
	Pulsed drain current @T _C =25℃ (pulse w	idth: 100us)	64	Α
I _{DM}	Pulsed drain current @T _C =150℃ (pulse v	width: 100us)	47	Α
V _{DSS}	Drain to source voltage $(T_J = -55 \% \text{ to } 150 \%)$		650	V
V _{TDSS}	Transient drain to source voltage ^a		800	V
V _{GSS}	Gate to source voltage		±20	V
P _D	Maximum power dissipation @T _C =25℃		100	W
T _C		Case	-55 to 150	°C
TJ	Operating temperature	Junction	-55 to 150	°C
T _S	Storage temperature		-55 to 150	°C
T _{CSOLD}	Soldering peak temperature		260	°C



Thermal Resistance

Symbol	Parameter	Typical	Unit
Rөлс	Junction-to-case	1.25	℃/W
Roja	Junction-to-ambient ^b	50	℃/W

Notes:

- a. Off-state spike duty cycle < 0.01, spike duration < 2us
- b. Device on one layer epoxy PCB for drain connection (vertical and without air stream cooling, with 6cm^2 copper area and $70\mu\text{m}$ thickness)



Electrical Parameters, at T_J=25 °C, unless otherwise specified

Symbol	Min	Тур	Max	Unit	Test Conditions
Forward Char	acteristics	I	1	1	1
$V_{DSS\text{-MAX}}$	650	-	-	V	V _{GS} =0V
BV _{DSS}	-	1000	-		V _{GS} =0V, I _{DSS} =250μA
$V_{GS(th)}$	3	4	5	V	
$\triangle V_{GS(th)}/T_J$	-	-10.7	-	mV/°C	$V_{DS}=V_{GS}$, $I_{D}=500\mu$ A
D (-	120	150	0	V _{GS} =12V, I _D =4A, T _J =25℃
R _{DS(on)} c	-	240	-	mΩ	V _{GS} =12V, I _D =4A, T _J =150℃
l	-	8	20	μΑ	V_{DS} =700V, V_{GS} =0V, T_{J} =25°C
I _{DSS}	-	50	-	μΑ	V _{DS} =700V, V _{GS} =0V, T _J =150℃
l	-	-	150	nA	V _{GS} =20V
I _{GSS}	-	-	-150	nA	V _{GS} =-20V
C _{ISS}	-	635	-	pF	
C _{oss}	-	57	-	pF	VGS=0V, VDS=400V, f=1MHz
C _{RSS}	-	2.5	-	pF	
C _{O(er)}	-	83	-	pF	
C _{O(tr)}	-	158	-	pF	V _{GS} =0V, V _{DS} =0 - 400V
Q _{oss}	-	63	-	nC	
Q_{G}	-	16.5	-		
Q_{GS}	-	5	-	nC	V _{DS} =400V, V _{GS} =0 - 12V, I _D =13A
Q_{GD}	-	5.7	-		
t _{D(on)}	-	30	-		
t _R	-	16	-	ns	V_{DS} =400V, V_{GS} =0 - 12V, I_{D} =10A, R_{G} =47 Ω
$t_{D(off)}$	-	80	-	113	V _{DS} -400V, V _{GS} -0 - 12V, I _D -10A, R _G -4752
t _F	-	10	-		
Reverse Chara	acteristics				
	-	1.3	-		V _{GS} =0V, I _S =6.5A, T _J =25℃
V_{SD}	-	2.1	-	V V _{GS} =0V, I _S =13A, T _J =25℃	V_{GS} =0V, I_S =13A, T_J =25 $^{\circ}$ C
	-	2.9	-		V _{GS} =0V, I _S =13A, T _J =150℃
t _{RR}	-	27	-	ns	
Q_{RR}	-	63	-	nC	I _S =13A, V _{GS} =0V, d _i /d _t =1000A/us, V _{DD} =400V


Notes:

C. Dynamic on-resistance; see Figure 18 and 19 for test circuit and configurations



Circuit Implementation

Mostly used in half bridge and full bridge topology



Recommended Half-bridge Circuit

Recommended gate drive: (0 V, 12 V) with $R_{G(tot)}$ = 40 Ω , where $R_{G(tot)}$ = R_{G} + R_{driver}


Gate Ferrite Bead (FB)	Gate Resistance (R _G)	RC Snubber (RC _{SN})
MPZ1608S471ATA00	33 Ω	69 pF + 15 Ω


Notes:

- d. RC_{SN} should be placed as close as possible to the drain pin
- e. The layout and wiring of the drive circuit should be as short as possible





Typical Characteristics, at T_c =25 $^{\circ}$ C, unless otherwise specified
































Test Circuits and Waveforms









Design Considerations

Fast switching GaN device can reduce power conversion losses, and thus enable high frequency operations. Certain PCB design rules and instructions, however, need to be followed to take full advantages of fast switching GaN devices.


Before evaluating Runxin Micro's GaN devices, please refer to the table below which provides some practical rules that should be followed during the evaluation.

When Evaluating Runxin Micro's GaN Devices:

DO	DO NOT
Make sure the traces are as short as possible for both drive and power loops to minimize parasitic inductance	Using Runxin Micro's devices in GDS board layouts
Use the test tool with the shortest inductive loop, and make sure test points should be placed close enough	Use differential mode probe or probe ground clip with long wires
Minimize the lead length of DFN 8*8mm packages when installing them to PCB	Use long traces in drive circuit, or long lead length of the devices



Package Outline




SYMBOL	Millimeter			
	Min	Nom	Max	
A	4.30	4.50	4.80	
A1	1.20	1.30	1.45	
A2	2.20	2.50	2.90	
b	0.69	0.85	0.95	
b2	1.00	1.30	1.60	
С	0.33	0.45	0.65	
D	14.70	15.50	16.20	
D1	8.59	9.00	9.65	
D2	11.75	12.70	13.60	
е	2.54BSC			
E	9.60	10.00	10.60	
E1	7.00	7.50	8.46	
H1	6.20	6.60	7.00	
L	12.60	13.70	14.80	
L1	2.70	3.40	3.80	
L2	12.13	14.20	16.50	
Q	2.40	2.80	3.10	
Р	3.50	3.70	3.90	



Tube Information

Dimensions are shown in millimeters





Revision History

Version	Date	Change(s)
1.0	2023/01/16	Release formal datasheet
1.1	2023/05/17	Revise C _{ISS} , C _{OSS} , C _{RSS} , C _{O(er)} , C _{O(tr)} , SOA
1.2	2023/08/10	Revise C _{ISS} , C _{OSS} , C _{RSS} , C _{o(er)} , C _{o(tr)}
1.3	2023/11/24	Revise Qg, Output, Transfer, Is, Outline, Disclaimer
1.4	2024/01/16	Revise I_D , Q_{oss} , Q_{RR} , t_{RR} , $\triangle V_{GS(th)}/T_J$, Figure 4/12/13/14/15
1.5	2024/07/18	Revise $\Delta V_{GS(th)}/T_J$, I_{DSS} , C_{ISS} , C_{RSS} , $C_{o(tr)}$, Q_G , $t_{D(on)}$, $t_{D(off)}$, Figure 6/8/10

Disclaimer

Unless otherwise specified in the datasheet, the product is designed and qualified as a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability, such as automotive, aviation/aerospace and life-support devices or systems.

Any and all semiconductor products have certain probability to fail or malfunction, which may result in personal injury, death or property damage. Customer are solely responsible for providing adequate safe measures when design their systems.